Design Your Chip

Thursday, November 10, 2011

Good e-Books

1. Static Timing Analysis for Nanometer Designs 

2. Static Timing Analysis Overview

3. High Speed and Low Power FPGA Implementation of FIR Filter for DSP Applications

4.  Essential VHDL

5. Transistors Tutorial 

6. Op Amp (741) Tutorial 

7. Capacitor Tutorial

 
Posted by Amit Raj at 9:31 PM No comments:
Email ThisBlogThis!Share to XShare to FacebookShare to Pinterest
Labels: e Book
Newer Posts Older Posts Home
Subscribe to: Posts (Atom)

Search

Blog Archive

  • ►  2023 (1)
    • ►  November (1)
  • ►  2012 (3)
    • ►  November (2)
    • ►  April (1)
  • ▼  2011 (4)
    • ▼  November (1)
      • Good e-Books
    • ►  April (3)

Followers

Popular Posts

  • RTL - GDS flow
    The flow chart for the GDS – RTL flow is shown below : Steps to each run viz. synthesis, PNR, STA : • Convert the pin details...
  • Industrial Physical Design Flow
    VLSI Physical Design Flow is an algorithm with several objectives. Some of them include minimum area, wirelength and power optimization. ...
  • Setup and Hold checks
  • NEED OF MEMORY TESTING
    Although most of these embedded memories are single-port static (and in relatively few cases, dynamic) RAMs today, the high demand for bandw...
  • Memory - RAM
    The Memory of a computing system holds its state information and dominates the chip area. A memory unit (RAM) may contain millions for memor...
  • Good e-Books
    1. Static Timing Analysis for Nanometer Designs  2. Static Timing Analysis Overview 3. High Speed and Low Power FPGA Implementation of ...
  • Why This Blog ?
    Hi all, this is Amit Raj , from India. This blog is all about Design and Testing of Digital ICs. I don't want to treat this as only ...
  • ICG Enable Timing Issue
    As we know Integrated Clock Gating cells are used to reduce dynamic power dissipation in the design, which is being Enable by CTRL logic. To...

Traffic

Pageviews

Picture Window theme. Theme images by enot-poloskun. Powered by Blogger.